

## *EXPLOITING COARSE-GRAINED PARALLELISM IN B+ TREE SEARCHES ON APUS*

#### **Mayank Daga**  AMD Research

**Mark Nutter**  AMD Heterogeneous System Software



## *B+ TREE SEARCHES*

- B+ Tree is a fundamental data structure used in
	- Relational Database Management Systems (RDBMS)







- High-throughput, read-only index searches are gaining traction in
	- Audio-search Video-copy detection
	- Online Transaction Processing (OLTP) Benchmarks
- **Increase in memory capacity allows many database** tables to reside in memory
	- Brings computational performance to the forefront











## *DATABASE PRIMITIVES ON ACCELERATORS*

- §Discrete graphics processing units (dGPUs) provide a compelling mix of
	- Performance per Watt
	- Performance per Dollar



AMD.

- dGPUs have been used to accelerate critical database primitives
	- scan
	- sort
	- join
	- aggregation
	- B+ Tree Searches?



### *B+ TREE SEARCHES ON ACCELERATORS*

- B+ Tree searches present significant challenges
	- Irregular representation in memory
		- An artifact of malloc() and new()



- Today's dGPUs do not have a direct mapping to the CPU virtual address space
	- Indirect links need to be converted to relative offsets
- Requirement to copy the tree to the dGPU, which entails
	- § *One is always bound by the amount of GPU device memory*

#### [1] www.hsafoundation.com

# *OUR SOLUTION*

- Accelerated B+ Tree searches on a fused CPU+GPU processor (or APU1)
	- Eliminates data-copies by combining x86 CPU and vector GPU cores on the same silicon die
- **Developed a memory allocator to form a regular** representation of the tree in memory
	- Fundamental data structure is *not* altered
	- Merely parts of its layout is changed







# *OUTLINE*

- Motivation and Contribution
- **Background** 
	- AMD APU Architecture
	- B+ Trees
- Approach
	- Transforming the Memory Layout
	- Eliminating the Divergence
- Results
	- Performance
	- Analysis
- Summary and Next Steps

# *AMD APU ARCHITECTURE*



#### AMD 2nd Gen. A-series APU

- § The APU consists of a dedicated IOMMUv2 hardware
	- Provides direct mapping between GPU and CPU virtual address (VA) space
	- Enables GPUs to access the system memory
	- Enables GPUs to track whether pages are resident in memory

**AMD** 

UNB - Unified Northbridge, MCT - Memory Controller, RMB - Radeon Memory Bus, FCL - Fusion Compute Link

## *B+ TREES*

- $\blacksquare$  A B + Tree  $\ldots$ 
	- is a dynamic, multi-level index



- Is efficient for retrieval of data, stored in a block-oriented context
- has a high fan-out to reduce disk I/O operations
- Order (b) of a B+ Tree measures the capacity of its nodes
- Number of children (m) in an internal node is
	- $-$  [b/2] <= m <= b
	- Root node can have as few as two children
- Number of keys in an internal node  $= (m 1)$



## *APPROACH FOR PARALLELIZATION*

- Fine-grained (Accelerate a single query)
	- Replace Binary search in each node with K-ary search
	- $-$  Maximum performance improvement =  $log(k)/log(2)$
	- Results in poor occupancy of the GPU cores
- Coarse-grained (Perform many queries in parallel)
	- Enables data-parallelism
	- Increases memory bandwidth with parallel reads
	- Increases throughput (transactions per second for OLTP)

## *TRANSFORMING THE MEMORY LAYOUT*



#### ■Metadata

- Number of keys in a node
- Offset to keys/values in the buffer
- Offset to the first child node
- Whether a node is a leaf

■ Pass a pointer to this memory buffer to the accelerator

## *ELIMINATING THE DIVERGENCE*

- Each work-item/thread executes a single query
- May increase divergence within a wave-front
	- Every query may follow a different path in the B+ Tree



■ Sort the keys to be searched

- Increases the chances of work-items within a wave-front to follow similar paths in the B+ Tree
- We use Radix Sort<sup>1</sup> to sort the keys on the GPU

[1] D. G. Merrill and A. S. Grimshaw, "Revisiting sorting for gpgpu stream architectures," in *Proceedings of the 19th intl. conf. on Parallel architectures and compilation techniques*, ser. PACT '10. New York, NY, USA: ACM, 2010.

#### *IMPACT OF DIVERGENCE IN B+ TREE SEARCHES*



Impact of Divergence on GPU – 3.7-fold (average) Impact of Divergence on CPU – 1.8-fold (average)



# *OUTLINE*

- Motivation and Contribution
- **Background** 
	- AMD APU Architecture
	- B+ Trees
- Approach
	- Transforming the Memory Layout
	- Eliminating the Divergence
- Results
	- Performance
	- Analysis
- Summary and Next Steps

## *EXPERIMENTAL SETUP*

### ■ Software

- A B+ Tree w/ 4M records is used
- Search queries are created using
	- § *normal\_distribution()* (C++-11 feature)
	- The queries have been sorted
- CPU Implementation from
	- § *http://www.amittai.com/prose/bplustree.html*
- $-$  Driver: AMD Catalyst<sup>TM</sup> v12.8
- Programming Model: OpenCLTM
- Hardware
	- AMD Radeon HD 7660 APU (Trinity)
		- § 4 cores w/ 6GB DDR3, 6 CUs w/ 2GB DDR3
	- AMD Phenom II X6 1090T + AMD Radeon HD 7970 (Tahiti)
		- § 6 cores w/ 8GB DDR3, 32 CUs w/ 3GB GDDR5
	- Device Memory does *not* include data-copy time



OpenCL

#### *RESULTS – QUERIES PER SECOND*



■ AMD Phenom II X6 1090T (6-Threads+SSE) ■ AMD Radeon HD 7970 (Device Memory) ■ AMD Radeon HD 7970 (Pinned Memory)

dGPU (pinned memory) ~9M Queries/Sec. (avg.)

dGPU (device memory) ~350M Queries/Sec. (avg.)

Phenom CPU  $\sim$ 18M Queries/Sec. (avg.)

#### *RESULTS – QUERIES PER SECOND*



■ AMD Phenom II X6 1090T (6-Threads+SSE) ■ AMD Radeon HD 7660 (Device Memory) ■ AMD Radeon HD 7660 (Pinned Memory)

APU (device memory) ~66M Queries/Sec. (avg.) APU (pinned memory)  $\sim$  40M Queries/Sec. (avg.)

APU (pinned memory) is faster than the CPU implementation



#### *RESULTS - SPEEDUP*



Average Speedup – 4.3-fold (Device Memory), 2.5-fold (Pinned Memory)

Efficacy of IOMMUv2 + HSA on the APU





**17 | IA3 Workshop on Irregular Applications: Architectures & Algorithms, Salt Lake City, Utah, USA | November 11, 2012 | Public** 

## *ANALYSIS*

- The accelerators and the CPU yield best performance for different orders of the B+ Tree
	- $-CPU \rightarrow \text{order} = 64$ 
		- § Ability of CPUs to prefetch data is beneficial for higher orders



- $-$  APU and dGPU  $\rightarrow$  order = 16
	- GPUs do not have a prefetcher  $\rightarrow$  cache line should be most efficiently utilized

- § GPUs have a cache-line size of 64 bytes
	- $-$  Order = 16 is most beneficial (16  $*$  4 bytes)

#### *ANALYSIS* and the APU is much better when the tree is the tree is copied to the tree is copied to the tree is copied to device memory because device memory provides accesses

### • Minimum batch size to match the CPU performance



#### § *reuse\_factor -* amortizing the cost of data-copies to the GPU we used and the used are:<br>The second area of the used are:  $\mathbf{2}$ .  $\mathbf{2}$  $\mathcal{G}$

$$
Time_{accel} = T_{copy} + (T_{accelExec} \cdot reuse\_factor)
$$
  
\n
$$
Time_{cpu} = T_{cpuExec} \cdot reuse\_factor
$$
  
\nor 
$$
reuse\_factor \le T_{copy}/(T_{cpuExec} - T_{accelExec})
$$



 $\overline{1}$ 

#### *PROGRAMMABILITY*

#### **CPU-SSE**

#### **GPU**

```
int i = 0, j;
hode * c = root;ml28i vkey = mm set1 epi32(key);
__m128i vnodekey, *vptr; 
short int mask; 
/* find the leaf node */ 
while( !c->is_leaf ){ 
  for(i = 0; i < (c->num keys-3); i+=4){
     vptr = (m128i *)*c(->keys[i]);vnodekey = mm load si128(vptr);
     mask =<br>mm_movemask_ps(_mm_cvtepi32_ps( _mm_cmplt_epi32(vkey,<br>vnodekey)));—
     if((mask) & 8) break; 
  } 
  for(j = i; j < c->num keys; j^{++}){
     if(key < c->keys[j]) break; 
  } 
  c = (node * )c \rightarrow pointers[i];} 
/* match the key in the leaf node */ 
for (i = 0; i < c->num keys; i++)
 if (c->keys[i] == key) break;/* retrieve the record */ 
if (i != c->num_keys) 
 return (record *)c->pointers[i]; 
                                                                          typedef global unsigned int g uint;
                                                                          typedef global mynode g mynode;
                                                                          int tid = get global id(0);
                                                                          int i = 0:g mynode *c = (g mynode *)root;/* find the leaf node */ 
                                                                          while(!c->is_leaf){ 
                                                                               while (i < c->num keys) {
                                                                          \begin{align} \text{if}(\text{keys}[tid] >= ((g\_uint *)((intptr\_t)root + c->keys)). \end{align}i++; else break; 
                                                                           } 
                                                                          c = (g_mynode, *)((intptr_t)root + c->ptr + i*sizeof(mynode));
                                                                          } 
                                                                           /* match the key in the leaf node */ 
                                                                          for(i=0; i<c->num_keys; i++){ 
                                                                          \begin{bmatrix} \text{if}((\text{g}_\text{unit}^{\star})((\text{intptr}_t)\text{root} + \text{c->keys}))[i]) \end{bmatrix} ==
                                                                          } 
                                                                           /* retrieve the record */ 
                                                                          if(i != c->num_keys) 
                                                                          \frac{1}{2} records[tid] = ((g_uint *)((intptr_t)root + c->is_leaf +
```
## *RELATED WORK*

- § J. Fix, A. Wilkes, and K. Skadron, "*Accelerating Braided B+ Tree Searches on a GPU with CUDA*." In *Proceedings of the 2nd Workshop on Applications for Multi and Many Core Processors: Analysis, Implementation, and Performance*, in conjunction with ISCA, 2011
	- Authors report ~10-fold speedup over single-thread-non-SSE CPU implementation, using a discrete NVIDIA GTX 480 GPU (*do not take data-copies into account*)
- § C. Kim, J. Chhugani, N. Satish, E. Sedlar, A. D. Nguyen, T. Kaldewey, V. W. Lee, S. A. Brandt, P. Dubey, "*FAST: fast architecture sensitive tree search on modern CPUs and GPUs*", SIGMOD Conference, 2010
	- Authors report ~100M queries per second using a discrete NVIDIA GTX 280 GPU (*do not take data-copies into account*)
- § J. Sewall, J. Chhugani, C. Kim, N. Satish, P. Dubey, "*PALM: Parallel, Architecture-Friendly, Latch-Free Modifications to B+ Trees on Multi-Core Processors*", Proceedings of VLDB Endowment, (VLDB 2011)

AMD.

– Applicable for B+ Tree modifications on the GPU

#### *SUMMARY*

- ■B+ Tree is the fundamental data structure in many RDBMS
	- Accelerating B+ Tree searches is critical
		- § Presents significant challenges on discrete GPUs
- We have accelerated B+ Tree searches by exploiting coarse-grained parallelism on a APU
	- 2.5-fold (avg.) speedup over 6-threads+SSE CPU implementation
- §Possible Next Steps
	- HSA + IOMMUv2 would alleviate the issue of modifying B+ Tree representation

- § Investigate CPU-GPU co-scheduling
- Investigate modifications on the B+ Tree

#### **Trademark Attribution**

AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Other names used in this presentation are for identification purposes only and may be trademarks of their respective owners.

**AMD** 

©2012 Advanced Micro Devices, Inc. All rights reserved.